OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
-
Updated
Jul 21, 2026 - Verilog
#
timing-analysis
Here are 60 public repositories matching this topic...
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
-
Updated
Jul 21, 2026 - Verilog
AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRAM...)
-
Updated
Mar 9, 2024 - C++
Easily benchmark PyTorch model FLOPs, latency, throughput, allocated gpu memory and energy consumption
-
Updated
Aug 25, 2023 - Python
This is a tutorial on standard digital design flow
-
Updated
May 24, 2021 - Tcl
This repository contains code and data for "Tik-Tok: The Utility of Packet Timing in Website Fingerprinting Attacks" paper, published in PETS 2020.
machine-learning privacy deep-learning website-fingerprinting tor-network attacks privacy-enhancing-technologies timing-analysis tik-tok
-
Updated
Jun 16, 2026 - Python
Experimental Python tools for SANDD particle-detector waveform processing, timing and charge reconstruction, candidate selection, and ROOT visualization.
python signal-processing root data-analysis particle-physics neutrino waveform-analysis particle-detector timing-analysis charge-reconstruction
-
Updated
Jul 9, 2026 - Python
Gate-level timing estimation toolkit
-
Updated
Apr 11, 2022 - Shell
A NuGet that allows you to use a Azure DevOps Service Hook to track workitems changes in a simply and detailed way.
tracker devops agile azure scrum columns team trackers workitem agile-development timing-analysis azure-devops azuredevops team-performance
-
Updated
Aug 18, 2025 - C#
Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
characterization power-analysis hspice spice-simulator vlsi-circuits timing-analysis vlsi-design vlsi-cad
-
Updated
Feb 13, 2020 - C++
Evaluation Framework for Self-Suspending Task Systems
-
Updated
Feb 24, 2026 - Python
GG for Arduino is a serial console library. It also contains various functions for implementing the console, for example printf(). You can implement a command line interface on your Arduino and add your own commands. This library contains built-in commands that allow memory access and timing analysis.
-
Updated
Nov 26, 2023 - C
Compiler backend from packing to bitstream generation.
-
Updated
Dec 3, 2024 - C++
Detect side channels with statistically rigorous methods.
cryptography side-channel timing-attacks security-tools security-research side-channel-attacks timing-analysis side-channel-analysis
-
Updated
Apr 22, 2026 - Rust
SerDes RTL design, verification using UVM and Physical design.
fsm serdes synthesis piso-shift-register highspeed encoder-decoder sipo timing-analysis physical-design place-and-route
-
Updated
May 26, 2024 - Verilog
Engineering notes and reproducible FPGA examples from real-world development, including RTL design, simulation, verification and debugging.
fpga zynq matlab rtl verilog chinese xilinx vivado digital-signal-processing rapidio engineering-notes axi-stream timing-analysis fpga-tutorial
-
Updated
Jun 26, 2026 - Verilog
Academic-grade Worst-Case Execution Time analysis using LLVM infrastructure for embedded systems and real-time applications
-
Updated
Nov 4, 2025 - TypeScript
ASIC Physical Design of FIFO using Cadence Innovus | Floorplan → CTS → Routing → Timing & Power Analysis
-
Updated
Apr 11, 2026 - Verilog
ttcp is a simple Rust-coded tool to measure TCP timing and detect anomalies.
-
Updated
Oct 17, 2025 - Rust
Improve this page
Add a description, image, and links to the timing-analysis topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the timing-analysis topic, visit your repo's landing page and select "manage topics."