h7bootloader/flash.cpp at main · dynfer/h7bootloader · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
#include "flash.h"

static void flashWaitWhileBusy(uint8_t bank)
{
    switch (bank)
    {
    case 0:
        do
        {
            __DSB();
        } while (FLASH->SR1 & FLASH_SR_QW);
        break;
    case 1:
        do
        {
            __DSB();
        } while (FLASH->SR2 & FLASH_SR_QW);
        break;

    default:
        break;
    }
}

static void flashUnlock(uint8_t bank)
{
    switch (bank)
    {
    case 0:
        // Check if FLASH Bank 2 is locked
        if (!(FLASH->CR1 & FLASH_CR_LOCK))
        {
            return;
        }
        // FLASH Bank 2 unlock sequence
        FLASH->KEYR1 = 0x45670123;
        FLASH->KEYR1 = 0xCDEF89AB;
        break;
    case 1:
        // Check if FLASH Bank 2 is locked
        if (!(FLASH->CR2 & FLASH_CR_LOCK))
        {
            return;
        }
        // FLASH Bank 2 unlock sequence
        FLASH->KEYR2 = 0x45670123;
        FLASH->KEYR2 = 0xCDEF89AB;
        break;

    default:
        break;
    }
}

static void flashLock(uint8_t bank)
{
    switch (bank)
    {
    case 0:
        FLASH->CR1 |= FLASH_CR_LOCK;
        break;
    case 1:
        FLASH->CR2 |= FLASH_CR_LOCK;
        break;
    default:
        break;
    }
}

void Flash::EraseSector(uint8_t sectorIdx, uint8_t bank)
{
    flashUnlock(bank);

    flashWaitWhileBusy(bank);

    switch (bank)
    {
    case 0:
        FLASH->CR1 &= ~FLASH_CR_SNB_Msk;
        FLASH->CR1 |= (sectorIdx << FLASH_CR_SNB_Pos) & FLASH_CR_SNB_Msk;
        // Select sector erase mode
        FLASH->CR1 |= FLASH_CR_SER;
        // Start sector erase
        FLASH->CR1 |= FLASH_CR_START;
        flashWaitWhileBusy(bank);
        // Clear sector erase bit
        FLASH->CR1 &= ~FLASH_CR_SER;
        break;
    case 1:
        FLASH->CR2 &= ~FLASH_CR_SNB_Msk;
        FLASH->CR2 |= (sectorIdx << FLASH_CR_SNB_Pos) & FLASH_CR_SNB_Msk;
        // Select sector erase mode
        FLASH->CR2 |= FLASH_CR_SER;
        // Start sector erase
        FLASH->CR2 |= FLASH_CR_START;
        flashWaitWhileBusy(bank);
        // Clear sector erase bit
        FLASH->CR2 &= ~FLASH_CR_SER;
        break;
    default:
        break;
    }
    flashLock(bank);
}
void Flash::Write(flashaddr_t address, const char *buffer, size_t size, uint8_t bank)
{
    flashUnlock(bank);
    flashWaitWhileBusy(bank);
    size_t flashWordCount = (size - 1) / 16 + 1;
    const flashdata_t *pRead = (const flashdata_t *)buffer;
    flashdata_t *pWrite = (flashdata_t *)address;
    switch (bank)
    {
    case 0:
        for (size_t word = 0; word < flashWordCount; word++)
        {
            /* Enter flash programming mode */
            FLASH->CR1 |= FLASH_CR_PG;

            // Flush pipelines
            __ISB();
            __DSB();

            // Write 32 bytes
            for (size_t i = 0; i < 4; i++)
            {
                *pWrite++ = *pRead++;
            }

            // Flush pipelines
            __ISB();
            __DSB();

            /* Wait for completion */
            flashWaitWhileBusy(bank);

            /* Exit flash programming mode */
            FLASH->CR1 &= ~FLASH_CR_PG;

            // Flush pipelines
            __ISB();
            __DSB();
        }
        break;
    case 1:
        for (size_t word = 0; word < flashWordCount; word++)
        {
            /* Enter flash programming mode */
            FLASH->CR2 |= FLASH_CR_PG;

            // Flush pipelines
            __ISB();
            __DSB();

            // Write 32 bytes
            for (size_t i = 0; i < 4; i++)
            {
                *pWrite++ = *pRead++;
            }

            // Flush pipelines
            __ISB();
            __DSB();

            /* Wait for completion */
            flashWaitWhileBusy(bank);

            /* Exit flash programming mode */
            FLASH->CR2 &= ~FLASH_CR_PG;

            // Flush pipelines
            __ISB();
            __DSB();
        }
        break;
    default:
        break;
    }
    // Re-lock flash after operation
    flashLock(bank);
}